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I. INTRODUCTION
T HE necessity of verifying the authenticity of a chip in a simple and secure way gave rise to the introduction of Physically Unclonable Functions (PUFs) [1] - [6] . A PUF is a circuit that implements a map from bit-words to bitwords, with the actual map very sensitive to the exact values of process parameters (e.g., the exact channel length of a MOSFET or the exact doping level). As a consequence of such dependence, the map implemented by a specific chip will be unique to that chip and this can be used to verify the identity of the chip [7] , [8] . Moreover, such a sensitivity makes it very difficult to replicate the PUF of a specific chip. In a sense, a PUF is like a fingerprint: as each person has a unique fingerprint whose minutiae are the result of casual variations during the fetal development, every chip has its own PUF that is the result of casual variations during chip production.
A special type of PUF is a PUF with no input arguments, that is, a constant. For this special type of PUF are called weak PUFs, Physically Obfuscated Keys (POK) or Physically Unclonable Constant (PUC). PUCs can be used to embed in chips secret bit-strings that can be used, for example, as October 11, 2016 . The associate editor coordinating the review of this manuscript and approving it for publication was Prof. Ozgur Sinanoglu.
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Digital Object Identifier 10.1109/TIFS.2016.2599008 private keys for encryption or authentication or as source of randomness in special applications [9] . The ideal PUC is a random constant [10] , [11] in the sense that at production time a random bit value (called in the following the preferred outcome) is uniformly selected and every time the PUC is queried said selected value is returned. Real PUCs, however, can depart from ideality in two respects: (i) sometimes the PUC can make an error, not returning the preferred outcome and (ii) the selection of the preferred outcome could be not uniform. These two forms of non-idealities suggest two PUC quality indices: stability (a stable PUC always returns the preferred outcome with overwhelming probability) and unbiasedness (in an unbiased PUC the preferred outcome is uniformly selected at construction time). It is clear that reliability is very important since in many security applications a single wrong bit can render the whole system useless.
The problem of improving the reliability of a PUC stimulated research in the field of PUC stabilizers [7] , [12] - [16] . It is worth observing that every stabilizer proposed in the literature introduces some kind of "redundancy," (e.g., syndrome bits in helper-based schemes [7] , [12] - [14] , spare cells or repeated turn-ons in helper-less schemes [15] , [16] ) and that less reliable PUCs require more redundancy to be stabilized. Therefore, there is interest in designing reliable PUC schemes that can be used with low-redundancy stabilizers or, better, so reliable that no stabilizer is required.
A. Prior Work
Among the PUCs the most popular schemes are based on SRAM or similar structures [17] - [22] . In [17] the initial state of a non-initialized SRAM is used as the PUC outcome. In [18] and [20] a latch-like structure is used to amplify an offset voltage. A different approach based on the measure of the data retention voltage of an SRAM is described in [21] . In [23] a PUC amplifying the difference in the threshold voltage of two NMOS is described; an approach very similar to [18] , [20] , and [23] is described in [24] where the variations in the threshold voltage of MOSFETs are used to generate voltages that are mapped to 0 or 1 by a comparator made with two inverters; an approach based on Flash memory is proposed in [25] ; [26] exploits the antenna effect in order to randomly break the gate oxide. The schemes based on uninitialized SRAM or latches [17] , [18] , [20] have the drawback that the underlying structure has two stable states and it can happen that the PUC ends in the "wrong" state. For example, according to [20] , 4% of the latch-based cells are "unstable." According to [6] , a similar result holds also for SRAM-based schemes. SRAM schemes gave rise also to some work about counteracting aging. In [27] presents some anti-aging techniques which are based on data-dependent aging effects, while [28] develops new metrics to analyze the relationship of reliability between neighboring SRAM cells. Said metrics are used to examine in detail the impact of environment.
Schemes based on comparators fed with random voltages like [23] and [24] have the drawback that, given the continuity of the transfer function of a real comparator, there is a non negligible probability of having cells whose output is sensitive to noises. In [24] a 5% of unstable bits is reported.
Although the scheme of [26] is interesting because of its stability and low power consumption, it is suggested the over-voltage used to break the oxide could cause chip degradation [23] .
B. Our Contribution
The very simple 1-bit PUC described in this paper originated from the analysis of the causes of the mediocre stability (i.e., an intra distance μ intra [29] ranging from 3% to 12% [6] , [19] , [24] ) that characterizes the schemes that are more similar to our proposal, namely, memory-based approaches (e.g., SRAM and latch) [17] - [20] and comparator-based approaches [23] , [24] . As said above, such a stability is due to the presence of two stable states (memory-based PUCs) or to the continuity of the implemented map (comparatorbased PUCs).
This observation suggested us to search for a system that (i) has one and only one stable state and (ii) the position of the stable state is a discontinuous function of the circuit "unbalance." The existence of only one equilibrium state makes the system very robust: independently on the initial condition or any initial transitory noise, the system will evolve, sooner or later, to the unique equilibrium point. The result is a PUC whose intra-distance μ intra [29] is predicted to be 10 to 100 times smaller than the intra-distance of similar schemes.
In this paper we describe our PUC proposal, together with a thorough analysis of its behavior, first in a qualitative way, then in a more analytic way and, finally, by means of simulations. The simulations show that the theoretical predictions still hold even when the simple models used for the theoretical analysis are replaced by the more complex and precise models used in the simulations, making the theoretical predictions quite convincing.
We choose this approach, rather than directly measuring the circuit behavior, because we wanted to achieve a good understanding of how the circuit behavior is affected by the circuit parameters, in order to determine some design guidelines. Some of the guidelines (e.g., use "long and thin" transistors) are actually not obvious and difficult to find by only experimental analysis.
Of course the final confirmation of the performance of the proposed scheme can only come from experiments that will also allow to analyze some aspects (local biasing [30] , aging, temperature dependence) not considered in detail here for the lack of suitable models. The experimental assessment of the behavior of the proposed PUC will be the subject of future investigation.
C. Structure of This Paper
In Section II we introduce some preliminary remarks about nomenclature, quality measure and security discussion. In Section III we introduce the proposed scheme and do a first, qualitative analysis. Before moving to a more analytic study in Section V, Section IV introduces some notation and some strategies that will be used for the analysis. Section V presents an analytic study of our solution. Noise impact is studied in Section VI and the results are used in Section VII to determine the quality of our scheme. Other issues, like the dependence of the behavior from the temperature, aging and cell size, are analyzed in Section VIII. The study is completed with some simulations whose results are given in Section IX. Finally, Section X gives the conclusions and describes future research directions.
D. Summary of Results
In this section we briefly summarize the main results in this paper. In order to do this, it is convenient to anticipate briefly how our scheme works. Consider the scheme of Fig. 1a where transistors Q1 and Q2 are designed to be nominally matched. Call I 0 the current on C at t = 0. Symmetry considerations suggest that if Q1 and Q2 were exactly matched, it would be I 0 = 0. However, Q1 and Q2 will never be exactly matched and this will cause a current I 0 = 0 on C. It will be shown in the following that the outcome of the PUC depends only on the sign of I 0 .
We will denote with I s the saturation current of Q1 and Q2, with V eq the value of v C at equilibrium and with I 0 = I 0 /I s an adimensional version of I 0 . It turns out that I 0 is the most important quantity in our scheme.
The main results of this paper are the following
• The key result is that the circuit of Fig. 1a (27)), the Probability Density Function (pdf) of I 0 and the pdf of V eq (Section VII-B, equations (31) and (32)). This allows us to predict analytically that our scheme can have an intra distance as small as 10 −4 and an inter-distance practically equal to 1/2. See Sections VII-C and IX-D.
• We provide some design guidelines. For example, C should be chosen as small as possible, compatibly with the load, while the transistors should be "long and thin." See Section VIII-C • We estimate the cost in terms of silicon area and predict that our scheme is quite competitive, taking into account that the very small intra-distance allows us to use smaller error-correction codes or no correction at all. See Section IX-D2 and tables III, IV and V.
• It is possible to implement this scheme so that the energy required is in the order of nJ/bit. See Section V-E.
• Our scheme is stable with respect to aging (Section IX-C) and temperature variations (Sections VIII-A and IX-A). Moreover, property |V eq | > V T makes our scheme robust with respect to power variations, since V T does not depend on the supply voltage. See Section IX-B and Fig. 8 .
1) Limit of the Analytic/Simulation Approach:
Although the analytic study of the circuit allows us to understand better the impact of the different variables on the final outcome, it is nevertheless based on models. Even if only actual experiments on prototypes can say the final word about the performance of the proposed scheme, the following considerations explain the reasons why it is reasonable that an actual implementation will confirm our analysis.
• The main characteristic of our scheme (only one stable equilibrium point) is expected to hold in every case, since it depends only on the "saturating" and monotone behavior of the transistors.
• Also the discontinuity property |V eq | > V T is expected to hold since it is a direct consequence of said saturating behavior. The stability against supply voltage variations is also expected to hold.
• The statistical characterization in Section VII-B is expected to hold qualitatively, since the hypotheses used to derive them are quite weak (basically, we assume that the distribution of the characteristics of the transistors is approximately Gaussian). Of course, minor quantitative details can change, and they could even depend on the specific foundry.
• The performance gain of the proposed scheme compared with other schemes in the literature (Section IX-D2) is so large that we expect that the proposed scheme will maintain its competitiveness.
• Because of the loss of suitable models, the predictions that are on a shaker ground, and that can be verified only experimentally, are those relative to temperature dependence (Sections VIII-A and IX-A), aging (Section IX-C) and local bias (Section VII-E). Summarizing, we expect that most of the characteristics described in this paper will qualitatively hold also in an actual silicon prototype, although there can be deviations on a quantitative level.
II. PRELIMINARY REMARKS

A. Nomenclature
Depending on the context, "PUC" can mean both the nominal circuit (e.g., the circuit in Fig. 1 ) or a specific implementation of it (e.g., a specific cell in a specific chip). This double use makes discussion difficult and introduces ambiguities. Therefore, we will say PUC scheme to refer to the abstract scheme and PUC instance to refer to a specific physical implementation [31] .
Observe that a PUC can be modeled as a two-step experiment: (i) when a PUC instance is built, the instance preferred outcome (PO) and the corresponding probability is determined, successively (ii) when the instance is queried, an outcome is randomly drawn according to the probability selected at construction time.
Informally, a PUC instance is said to be stable if every time it is queried it gives PO with overwhelming probability. A PUC scheme is said to be stable if its instances are reliable with large probability. Finally, a PUC scheme is said to be independent if the PO s of different instances are independent random variables (r.v.). These concepts are made more precise in the following section.
B. Quality Measures
Two standard quality measures for PUF are the interdistance μ inter (the distance between the two responses resulting from applying the same challenge to two different PUFs) and the intra-distance μ intra (the distance between the two responses resulting from applying the same challenge twice to the same PUF) [29] . However, since a PUC has no inputs, these two measures are not directly applicable and another approach is required [16] , [31] .
Let p 1 be the probability that a specific instance will return "1" when queried and let O pref be the corresponding PO, that is, O pref = 1 ⇔ p 1 > 1/2. Note that p 1 and O pref are r.v. drawn at construction time. The stability of the instance is defined in [31] and [16] as
Note that R(0) = R(1) = 1 (perfect stability) and R(1/2) = 0 (instability). Function R measures the stability of an instance, in order to measure the stability of a scheme, one can use the Stability Distribution Function (SDF) [16] , [31] 
Finally, we define the bias of a PUC scheme as P = |P[O pref = 1] − 1/2|. If P = 0 the scheme is unbiased. 1) Relationship Between the SDF, μ intra and μ inter : It possible to show by basic algebra (see Appendices A-A and A-B) that from the SDF one can compute μ intra and μ inter as follows
where
is the mean of p 1 and the approximation in (3a) is good when the PUC scheme is stable. 1 
Remark 2.1:
Both P = 0 and μ inter = 1/2 are indications of the unbiasedness of a PUC scheme. Curiously, they are not equivalent and it can happen that one condition holds, while the other does not. However, it is easy to see that they are practically equivalent when the scheme is stable, that is, when the pdf of p 1 is concentrated around 0 and 1.
C. Security Discussion
A detailed security analysis would require to know how the secret outcome of the PUC is used. However, on a general level, we can say that there are two possible attacks: (i) attack the cryptographic protocol employed, or (ii) use a (smart) brute-force attack to guess the outcome of the PUC. Note that the probability of success of the first kind of attack depends mostly on the protocol employed, not on the quality of the PUC. Therefore, a discussion about this type of attack is out of scope here.
The quality of the PUC determines the probability of success of the second kind of attack. Brute-force search could be done, possibly, in a smart way by trying first the most probable outcomes [32] . Clearly, the effort of the attacker is maximized when the outcomes are uniformly distributed. This happens if and only if the PUC is independent and unbiased. Therefore, employing a PUC with small μ intra and large μ inter together with a good cryptographic protocol guarantees the maximization of security.
III. QUALITATIVE DISCUSSION
The objective of this section is to give some intuition about our solution by means of a qualitative description. In order to keep the discussion simple, some hypothesis of ideality will be done. A more precise and analytic description, with the ideality hypothesis removed, is given in Section V. Fig. 1 shows the proposed PUC. The block marked with VD is a voltage divider that, in the ideal case considered here, splits in half the supply voltage V D D so that 1 A stable scheme has F r (x) ≈ 0 as soon as x is slightly less than 1.
, independently from the current drawn from its terminals (a more realistic model is introduced later). Transistors Q1 and Q2 are designed to be nominally matched (that is, the nominal values of their threshold voltage and transconductance parameters are equal) and in saturation when the capacitor is uncharged. Of course, in a real instance Q1 and Q2 will never be exactly matched and, indeed, our scheme actually exploits this unavoidable mismatch.
Remark 3.1:
It would seem that the proposed scheme is a comparatorbased scheme [23] , [24] that "amplifies" V R R , relying on the fact that it will always be V R R = V D D /2. This would be correct if Fig. 1 did not include capacitor C whose duty is to introduce a feedback that forces at equilibrium |V raw − V R R | > V T as soon as the two MOSFETs are not perfectly balanced, differently from comparator-based schemes [23] , [24] . The circuit is turned on at t = 0 with C uncharged (it will be clear in the following that any initial charge on C has no effect on the equilibrium). After a time t max the value of V raw is acquired and mapped to "0" or "1". We are interested in understanding qualitatively how V raw is related to the asymmetries of a specific instance of Fig. 1 .
Consider first the impossible case where all the components have their nominal values. Since the MOSFETs are matched, I D,1 = I D,2 , no current flows in the capacitor branch, the capacitor remains uncharged and V raw = V R R forever.
Suppose now that the components have not their nominal value, so that one of the MOSFETs, say Q1, conducts more, that is, I D,1 > I D,2 . It follows that i C > 0 which causes v C to increase. As long as v C is smaller than the threshold voltage V T of Q1, both Q1 and Q2 remain in saturation, currents I D,1 , I D,2 and i C remain constant and C charges linearly with time. However, when v C > V T , Q1 enters the triode region, I 1 decreases and i C decreases, too. The system reaches an equilibrium when the v C is equal to a value V eq > V T such that I D,1 = I D,2 . A similar reasoning would show that if Q2 conducts more at the equilibrium, v C < −V T . Note that in both cases we are granted that |V eq | > V T since in order to have equilibrium one of the two MOSFETs must be in the triode region.
We can summarize the results of this qualitative analysis in the following observation.
Observation 1: The absolute value |V eq | of equilibrium voltage is larger than V T and the sign of V eq is equal to the sign of the difference of the saturation currents I D,i , i = 1, 2.
It follows that the region
. This is very different from comparator-based schemes [23] , [24] that are continuous functions that map small deviations into small output differences.
IV. PRELIMINARY REMARKS
Before moving to a more quantitative analysis of Fig. 1 , it is useful to summarize few conventions used in the paper. 
A. A Model for the Voltage Divider
As said before, the block marked with VD in Fig. 1 represents a generic "voltage divider." In the ideal case, the block VD is characterized by having always V D R = V R R for every value of the currents drawn from its terminals. In practice we expect two deviations from ideality: (i) V D R and V R R will not be equal (but their sum will be always equal to V D D ) and (ii) the value of V R R will depend on i C . In this paper we will use the following very general model for VD (see also 
B. Notation
In the following we will use the common convention of using lowercase letters for time-varying values and uppercase letters for constant values. About the MOSFETs, we will use the convention that makes the voltages and currents associated with the MOSFETs always positive [33] . For example, we will consider the gate-source voltage of Q2 (denoted as V G S,2 ), but the source-gate voltage of Q1 (denoted as V G S,1 ). Note that with this convention both transistors have a positive threshold voltage and their I-V characteristic can be written as [33] 
where 
Finally, a special role will be played by the difference of the saturation currents
that will be shown to represent the "unbalance" of the circuit. Note that V T , β and I s are design parameters, while V Ti , β i , I s,i and I 0 are r.v., since they depend on construction time variations.
C. Adimensional Equations
It will be convenient to write most of the equations in an adimensional form, obtained by dividing tensions, currents, … by suitable reference values. The reference values for voltages and currents will be, respectively, the nominal threshold voltage V T and the nominal saturation current I s = βV 2 /2, while the reference value for times will be τ = CV T /I s that can be interpreted as a "time constant" of the circuit. The adimensional version of a variable will be denoted with a line above. For example, the adimensional version of v C is v C = v C /V T . We will also use θ = 2λV T .
Remark 4.1:
It is convenient to select some typical parameter values (e.g., W i , L i , t ox , …) in order to have an idea of the order of magnitude of the values involved. Table I shows the values used in this paper. Parameters S V , S β and S X are defined in Section VII.
V. QUANTITATIVE ANALYSIS
In this section we do a more quantitative analysis of the proposed circuit. Our first step will be to find an analytic expression for map v C → i C . This will be instrumental to find the equilibrium voltage V eq and a suitable value of t max . For the sake of simplicity we will first suppose VD ideal, but not necessarily unbiased (see Hypothesis 1). The case of a non-ideal VD is analyzed in Section V-C1. In the ideal case λ = 0, the segment is horizontal. Note that all the asymmetries of the circuit are collected inside I 0 that can be interpreted as a measure of the asymmetry of the circuit.
B. Equilibrium Analysis
It is obvious that v C evolves according to
with v C (0) = 0. In (8), as usual,v C denotes the time derivative of v C . The circuit is at equilibrium if and only if i C = 0. Therefore, in order to find V eq we need to find the zeros of i C (v C ). A key property of our scheme is that i C (v C ) has only one zero, so the cell has only one equilibrium point. An immediate consequence of monotonicity is the following corollary that, albeit simple, is a cornerstone result.
Property 1: Map i C (v C ) is monotone non-increasing and it is strictly decreasing if and only if
Corollary 1: If I 0 = 0 there is one and only one V eq such that i C (V eq ) = 0. Moreover, i C (V eq ) < 0, so V eq is a stable equilibrium point.
Indeed, the fact that our cell has only one equilibrium point grants that every time the cell is turned on it will always evolve toward the same value of V eq , independently on any temporary disturbance such as a turn-on noise at t = 0 or some residual charge on C at t = 0. This is to be compared with the behavior of the SRAM which, having two equilibrium points, can sometimes end in the "wrong" one.
It is possible to write explicitly V eq as a function of I 0
where R = θ V 2 /4. As for (7), the proof is simple but long and given in detail in Appendix B-B. Equation (9) in the special case λ = 0 becomes
A graph of (9) can be found in Fig. 3c for some values of θ and V = 0.8/0.7 ≈ 1.14. Note that for λ = 0 function (9) is discontinuous in I 0 = 0, as anticipated in Section III. If λ > 0, function (9) is continuous with a central part which is linear and with a slope proportional to 1/λ. Note that if I 0 > θ, |V eq | > 1, that is |V eq | > V T . This suggests the following definition Definition 1: An almost balanced instance has |I 0 | < θ.
C. Time Evolution
Now we solve (8) in order to find an expression for v C (t) that will be used in Section V-D to find t max . First, rewrite (8) in adimensional form.
Lemma 1: Let τ = CV T /I s and let
be the version of v C with adimensional time. Function u satisfies the following adimensional form of (8) with u(0) = 0. 
By rewriting (11) for t = τ t and observing thatu(t) = τv C (τ t), (13) becomes (12) .
Remark 5.1:
According to (11) , v C (t) can be obtained by timestretching by a factor τ the solution of (12) . In a sense, τ can be interpreted as a "time constant" of the proposed scheme. Property 2: Suppose λ > 0 and define
where the approximations are valid when λ → 0. Let also w : R + → R be defined as
With the notation above, the solution of (12) can be written as
The proof is just basic algebra, but very long and it is given in detail in Appendix B-C. By taking the limit λ → 0 one obtains the evolution in the ideal case Fig. 4 shows few examples of time evolution for several values of θ , V = 1.14 and I 0 = ±0.015.
1) The Case of a Non-Ideal Divider:
The main result about the non-ideal voltage divider is contained in this Property. Moreover, the following inequalities hold
Property 3: Let i C (v C ) be the current on C when an ideal divider with open voltage V • R R is employed, let V eq be the corresponding equilibrium voltage and letî C (v C ) be the current on C when a non-ideal divider, with the same V
• R R , is employed. Moreover, define R max = sup dV R R /d I ≥ 0 and = sup(−∂i C /∂ V R R ).
Thesis: Functionî C (v C ) is monotone non-increasing and it has the same zero as i C , that is,
18b) Property 3 can be informally summarized by saying that a non-ideal divider does not change the equilibrium point (because of (17)), but it increases the time to reach it (because of (18), which shows that i C is smaller in the non-ideal case). The proof is elementary and involves some standard inequality arguments. See Appendix B-D for the details.
D. Transient Length
The criterion for choosing t max is that a large fraction of the instances is very close to the equilibrium value at t max . More precisely, denote with t ,I 0 the time required for a circuit to reach the equilibrium value within , that is
Fix , η ∈ (0, 1) and search for t max such that
It can be easily shown (see details in Appendix B-E) that
It turns out that typically t max is approximately a few hundreds (see also Fig. 4 ), which corresponds, with the values in Table I , to t max ≈ 10 μs.
E. Energy Consumption
The proposed circuit at steady state consumes a current approximately equal to I s . In order to minimize power consumption, the cell is powered only for t max seconds, succes-sively the outcome is copied to an SRAM cell 2 (for example) and the cell turned off. The energy required is
Since I s is of the order of μA and t max is of the order of tens of μs, E is a fraction of nJ/bit.
VI. NOISE ANALYSIS
So far we supposed the system noiseless. In practice, however, the currents of the two MOSFETs will be affected by noise that will be integrated by the capacitance C and this will affect the value of V raw acquired at t max . Note that any noise of temporary nature (such as a turn-on noise at t = 0) has no effect on the outcome, due to the fact that the circuit evolves toward the unique equilibrium point. Therefore, the only noise that is necessary to consider is the combination of pink and white noise affecting the MOSFET currents.
At room temperature the Power Spectrum Density (PSD) of the noise of Qi can be modeled as [34] 
where K 0 = 0.0094 eV, K 1 = 10 −28 F · A. Since the noises of Q1 and Q2 are independent, the PSD of the noise on i C is
A useful parameter is the frequency f K = a 2 1 /a 0 where the two components of (25) Since the analysis is complicated by the fact that the differential equation (8) is non linear, we consider the approximate problem of determining the variance σ 2 ξ of the voltage ξ across a capacitor with capacity C charged, during a time t max , by a current with PSD (24) . In Appendix C-A it is shown by elementary means (taking into account the peculiarities of pink noise) that (26) where the last approximation is valid when t max 1/ f K = a 0 /a 2 1 , that is, as soon as t max is more than few microseconds. From t max = τ t max one deduces σ ξ = 0.212 · t max a 1 (27) where a 1 = a 1 /I s . Note that σ ξ does not depend on C.
2 Of course, it is advisable that the SRAM cell is on the same chip of the PUC, in order to avoid the obvious security issues related to the transfer of the outcome to an external SRAM.
VII. QUALITY FIGURES
The objective of this section is to predict the quality indexes of the proposed cell, namely, its unbiasedness, its stability and its independence and derive from them a prediction for μ intra and μ inter . We will achieve this by first determining the statistical distributions of I 0 and V eq . Symmetry properties of the distribution of I 0 will allow us to show unbiasedness, while stability will be obtained by using the distribution of V eq together with result (27) of Section VI. Finally, at the end of this section we will discuss briefly the local biasing effect that can be induced by process gradients.
We will write X ∼ N (m, σ 2 ) when X is normally distributed with mean m and variance σ 2 and φ m,σ will denote the corresponding density. For notational convenience we will write φ(x) in place of φ 0,1 (x).
A. Statistical Model
The parameters that can be modeled as r.v. are V Ti , β i and V R R . According to the literature [35] 
. Although V Ti and β i depend on the same physical parameters, it has been seen in practice that they can be considered independent [35] . We will need the zero-mean versions of β i , V Ti and V R R as
the adimensional values
and their combination S 2
With the values given in Table I , S β , S V and S X are approximately 6%, 3% and 10%. Finally, it is reasonable to assume V R R independent from both V Ti and β i and
B. Probability Density of I 0 and V eq
The key result is the following property. Property 4: Let f δ R and f I 0 be the probability density functions of, respectively, δ R and I 0 . The following claims hold. 1 
) If f δ R is even, then f I 0 is even as well and 2) if
with
. The proof involves standard approximations and conditioning. The details can be found in Appendix D, Proof D.1.
From the pdf (31) of I 0 one obtains the pdf of V eq as where h is the inverse of (9) and h its derivative, namely
Note that if λ = 0, h (v) = 0 if |v| < 1 and this implies, via (32) , f eq (v) = 0 for |v| < 1, coherently with the fact that if λ = 0 map I 0 → V eq is discontinuous and the antiimage of (−1, 1) is empty. Fig. 5 shows some examples of f eq , for different values of λ and σ R . The following result is obvious Property 5: The probability of having an almost balanced instance (see Definition 1) is equal to erf(θ/( √ 2σ I )).
C. Performance Measures
From the knowledge of f eq is possible to predict the stability of the proposed scheme. Let ξ be the noise affecting the output V raw ≈ V eq of the cell at t = t max , let F ξ be the distribution of ξ and suppose that the density of ξ is even. (From Section VI we know that ξ ∼ N (0, σ 2 ξ ), so that F ξ (x) = (x/σ ξ ), but we will not need this). Since the PUC outcome is "1" when V eq + ξ > 0 one can write
By using (34) we can derive the quality measures for our cell.
1) SDF and μ intra :
In order to derive the SDF, observe that
Define, for notational convenience,
. By using (32) and the fact that h is odd it is easy to show that the SDF is (see Appendix D-A for details)
where F I is the distribution of I 0 and where we used the fact
Example 7.1: Fig. 5c shows few examples of SDF (36) for several values of θ , together with the SDF of the SRAM, according to [6] . Note that the SDFs for the proposed scheme are always below the SDF of the SRAM and this means that unreliable cells are less probable and that reliability improves as θ decreases. By using (35) in (3a) one can obtain μ intra of the proposed PUC. An observation that helps in estimating μ intra is that in Fig. 5c the SDF curves for the proposed PUC can be obtained by lowering the SRAM curve. Since Fig. 5c is in logarithmic scale, this implies that the SDF for our solution can be approximately 3 obtained by multiplying the SDF of the SRAM by a constant α < 1. This, together with (3a), implies μ ours intra = αμ SRAM intra . According to Fig. 5c , our solution is 10 to 100 times better than the SRAM (result confirmed by simulations in Section IX).
2) Inter Distance μ inter : The following property (proved in Appendix D, Proof D.2) is instrumental to determine μ inter .
Property 6: If the pdfs of noise ξ and I 0 are even, then the pdf f p of p 1 is symmetric around 1/2.
From the symmetry of f p one predicts P[O pref = 1] = 1/2, m p = 1/2 and (via (3b)) μ inter = 1/2. Therefore, our PUC is predicted to be perfectly unbiased in both senses of Remark 2.1.
D. Independence
Remember that a scheme is independent if the PO s of different instances are independent. In the proposed scheme, the PO is a function of I 0 which depends on V Ti and β i , i = 1, 2, that in turn depend on N d,i and t ox . It is commonly accepted that variations in N d,i can be modeled as a consequence of the 2D Poisson process associated with doping [35] . Since there is no overlap between the areas of different transistors, the r.v. N d,i are independent. About oxide thickness t ox , according to [36] , it can be considered uncorrelated after few nanometers of distance. Therefore we can predict that the PO associated with different cells will be independent.
E. Process Gradients and Local Biasing
The results above show that the proposed scheme is unbiased in the sense that if one selects at random a cell from a pool of cells, the probability of selecting a cell with PO "1" is 1/2. However, some mechanisms (e.g., gradients in dopant density) together with the intrinsic asymmetry of the cell could induce some local biasing, i.e., it may happen that the PO of the cells implemented in a specific area are biased toward "1" or "0" [30] . 4 Local biasing is quite a general issue and every PUC scheme can be expected to be subject to it. Its impact can be studied in a general setting [30] . In the specific case of our scheme, a local biasing will cause I 0 to have a nonnull average m I def = E I 0 = 0. It is trivial to show that the corresponding bias is p 1 − 1/2 = (m I /σ I ) − 1/2. It follows that a large σ I counteracts the impact of local bias. The actual impact of local biasing is very dependent on process details and it can be measured only by experimental means.
VIII. OTHER CONSIDERATIONS
A. Temperature Dependence: Crossover Temperature
A key characteristic that a PUC must have is the stability of its behavior with respect to changes in the temperature. On a qualitative level, since both MOSFETs are affected in the same way by changes in the temperature, we expect that if, say, I 0 > 0 at room temperature T 0 , then I 0 will maintain the same sign also at other temperatures. Against this qualitative reasoning one could object that even if the effect of temperature change on both MOSFETs is qualitatively the same (e.g., both I s increase), it could be that one transistor changes more and it "catches up" with the other. A more quantitative reasoning is, therefore, required.
Observe that in our case we are not interested in the actual value of I 0 , but only in its sign. Therefore, the "critical" case that we would like to avoid is that I 0 at some temperature T has a sign different from the sign that it has at T 0 . If this happens, we know that there will be a crossover temperature T X between T 0 and T where I 0 (T X ) = 0. Note that in the neighborhood of T X , I 0 will be close to zero, so that the cell becomes unstable when the temperature is near T X .
It turns out that the validity range of analytic results obtained by using simple temperature dependency models [33] is not sufficient to cover a wide range of temperatures. Therefore, we decided to study the behavior of T X by means of simulations. Results and details are given in Section IX-A with other simulation results. Here we can anticipate that it turns out that T X is a function almost deterministic of I 0 and that most temperature-sensitive cells are those that are almost balanced (Definition 1). This allows us to recognize and disable the temperature-sensitive instances. See Section VIII-C3 for a detailed discussion about this.
B. Power Supply Variations
An advantage of our scheme is that non-almost balanced cells are insensitive to power supply variations. Indeed, if a 4 Local biasing should not be confused with statistical dependence.
cell is not almost balanced, its equilibrium value V eq is larger in absolute value than V T and V T is a characteristic of the MOSFET, independent on the power supply. This reasoning is confirmed by the simulations described in Section IX-B.
C. Design Guidelines 1) Transistor Size:
A key requirement in the design is keeping λ small, in order to have a small probability of almost balanced instances (Property 5). In order to have λ small one must use large values of L. This not only increases the size of the cell, but also reduces the variability of V T and β.
In order to reduce the area one can reduce W . This reduces I 0 , making the charging of C slower. This can be compensated with a smaller C and/or a larger t max . Reducing I 0 also increases the noise, according to (27) , since a 1 = a 1 /I s , but the impact of the increased noise turns out to be negligible. Simulations show that one can reduce the area of the cell down to 5 1 μm 2 by using a "long and thin" transistor without reducing the performance, taking into account the noise too.
Note that although the proposed cell could be larger than other PUC cells, the stability of our proposal is such that one does not need costly (in terms of area) error-correction circuits.
2) Load Effect and the Choice of C: According to the analysis above and the results of Section VI, the value of C impacts only τ and the energy consumption. This suggests to choose C as small as possible, but large enough to make the effect of any load negligible.
3) Handling Almost Balanced Cells: It turns out that I 0 can be consider a "quality measure" of a specific instance. Almost balanced cells (that is, with I 0 smaller than a threshold) are "bad" in many senses: their smaller V eq (see (9) ) makes them more sensitive to noise, they are more sensitive to temperature (Section IX-A) and more sensitive to aging (Section IX-C). This suggests to measure |I 0 | (or, equivalently, V eq ) at enrollment phase and "disable" those cells with small |I 0 |. This procedure requires, of course, a surplus of cells that grows when the probability of having an almost balanced cell grows.
IX. SIMULATION RESULTS
We run several simulations in order to verify that the results predicted by the analysis above -done using simple models suitable for theoretical analysis -still hold when the circuit is simulated using more complex and realistic models. More precisely, we verified the results about stability (SDF and μ intra ) and unbiasedness (μ inter ), and what happens when temperature and power supply change. We also take into account the effects of aging.
A. Temperature Dependence
We simulated the proposed circuit by using transistors of different sizes varying, for every size, doping N d and t ox around their nominal values. More precisely, for t ox we scanned the interval ±σ ox = ±2Å, while for N d we scanned the interval ±3σ N , where The results can be seen in Fig. 7 that shows the scatter plot of T X vs I 0 (shown as percentage of I s ) at T 0 = 300 K. The curves are labeled with the plot labels in Table II . It is interesting to observe that T X is almost a function of I 0 in the sense that for every I 0 there is a limited range of possible T X , especially for small I 0 . Observe that |I 0 | can be used as a measure of quality of the cell also from the viewpoint of insensitivity to temperature variations (see Section VIII-C3).
Of special interest is the slope of the curves in Fig. 7 at I 0 = 0, since a large slope implies that T X is far from T 0 even for small |I 0 |. It is clear that the slope increases with V . 
B. Power Supply Variations
In order to verify the analysis of Section VIII-B, we simulated the circuit behavior for several values of V D D and measured V eq after 1 ms of simulated evolution. The results are shown in Fig. 8a . The different slanted lines correspond to differently unbalanced instances of the circuit, while the two dashed horizontal lines show the values ±V T (in this case V T ≈ 1V). It is clear that |V eq | ≥ V T for every supply voltage, as predicted. Therefore, our scheme preserves its reliability also for different supply voltages. It is also of interest to check that V raw remains outside the transition region of a possible logic gate fed by the PUC. This can be seen in Fig. 8b that shows 
C. Aging
Aging is another important issue since it could happen that with time the cell will change its PO [27] , [28] . We carried out some aging simulations with Relxpert. We generated several cells of different unbalance and determined V eq at the first turn-on and after 10 years of usage (with 50 turn-on/day). Fig. 9 shows V eq of the "fresh" device vs the V eq after aging. Note that the PO of a cell changes when the corresponding point in Fig. 9 is in the second or in the fourth quadrant (hatched). It is clear the PO changes only if the cell is very balanced, that is, its |I 0 | is small. See Section VIII-C3 for a discussion about handling almost balanced cells.
D. Stability, Unbiasedness, Consumption
We simulated the scheme of Fig. 1b 
, and t ox ∼ N (t ox , 0.04 nm 2 ). In this way we account also for the variations of VD.
Remark 9.1: Fig . 6 shows the results of some simulations done with different cells and 7 t max ≈ 260. Fig. 6a shows in logarithmic scale the pdf of V eq , while Fig. 6b and Fig. 6c show the corresponding SDFs and compare them with the SDF of the SRAM PUC. Fig. 6d and e are similar to Fig. 6a and b, but with fixed size and variable t max . The energy required ranges from 1 to 2 nJ/cell (for t max = 100). Fig. 6c and 6d show that increasing t max lowers the pdf around V eq = 0, as expected, since when t max is larger more cells reach the equilibrium.
From Fig. 6 it is clear that stability improves with the cell size. However, even the smallest cell is still an order of magnitude more stable than the SRAM (see Table III and Section IX-D2). Fig. 6f shows an example of the behavior of a cell scaled for V D D = 1.5 V. Note that the adimensional plot is almost invariant. This suggests a nice scalability of the solution.
2) Comparison With Other Proposals: Table III compares the predicted performance of the proposed scheme with other schemes in the literature. The value of μ intra for our solution has been computed using (3a) and the results in Fig. 6 , while μ inter = 50% has been obtained from Property 6 and the fact that the pdf of V eq is even (Fig. 6) . Table IV shows the number of bits (information + redundancy) used by the optimal 8 Reed-Solomon code necessary to stabilize an N-bit PUC with a failure probability smaller than η, together with the estimated relative 9 cost (in terms of silicon area) of the decoder. The area required by the decoder has been obtained by [37, Table III ], see Appendix E-A2 for details. The cases where no correction code is necessary are marked in bold. These cases are interesting because, beyond not requiring any redundancy cell, they do not require error-correction circuits, nor a Non Volatile Memory (NVM). The predicted advantage of the proposed solution is clear. The details of the procedure used to compute Table IV are described in Appendix E-A. 7 The t max of the different cells are not exactly equal since t max depends on τ which in turn depends on I s and V T . 8 In the sense of minimum number of total bits employed. 9 Relative means that all the costs have been normalized to the smallest one for a specific combination of N and η. For example, for N = 64 and η = 0.01, the decoder for an SRAM-based PUC will take approximately an area 30 times larger than the decoder for the 1.5/5 cell. 
Remark 9.2 (Gating Cost):
As suggested in Section V-E, power consumption can be reduced by powering the cell only for the time required to reach the equilibrium, then turning it off. In order to make a fair comparison, it is necessary to take into account also the area required by the circuit required to power the cells. A possible solution for a group of N cells is shown in Fig. 10 . Since the cells are powered through Q1, the size of Q1 must be proportional to N. In order to estimate the required area, we determined, by means of simulations and for several different cell sizes, the minimum size of Q1. It turned out that an indicative planning figure for the area of the best Q1 is approximately 10% of the area used by the cells. For example, in the case of N = 64, the area required for power control is equivalent to 6-7 additional cells. Table V shows the number of iterations that would be required to implement an (η, δ)-stable helper-less stabilizer using the approach of [16] . The entries in bold are relative to the case when no iteration is required. Also in this case the advantage is clear.
Although these results need to be verified experimentally, the margin over other solutions is high enough that we expect that the proposed PUC will maintain its competitiveness.
a) Environmental Variations:
The results in Table III are relative to fixed environmental conditions. Because of the results of Section IX-B, we predict that the same figures will hold even in the presence of power supply variations.
Because of the lack of suitable models, it is more difficult to predict the actual impact of temperature. If the selection procedure in Section VIII-C3 is not employed, we expect, from the results of Section IX-A, that over an extended range of temperatures μ intra could increase by approximately 1%. The precise impact of the temperature needs to be verified in an actual circuit implementation.
X. CONCLUSIONS AND FUTURE DIRECTIONS
We proposed a 1-bit PUC with a single equilibrium point that depends discontinuously on cell asymmetry. The behavior of the cell has been analyzed both analytically and by simulations. From the theoretical analysis some design guidelines were derived. We predict that μ inter = 50%, μ intra can be as small as 10 −3 or 10 −4 , and that the cell is insensitive to power supply variations. Preliminary analysis show a limited sensitivity to temperature variations, but the lack of suitable models requires that a definitive answer is obtained experimentally. Although the predicted performance need to be confirmed experimentally, the margin over other solutions is such that the we expect that the proposed PUC will maintain its advantage.
Further research will aim to verify the predictions and to investigate in more detail the effect of temperature and aging.
